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is a data vectoi containing N most-recent data samples. The subindex m of rm,,, and Tm,,, refers to a lag of the reference code sequence while the second subindex n is time.
A. Advantages
Interest in all-lag reference-code correlators arises because they provide more correlation information than serial correlators, parallel correlators and banks of serial correlators, the latter three types of correlators being commonly used in practical situations [1]-[9]. We shall illustrate the advantages of all-lag correlators by considering the acquisition process of a direct-sequence spread-spectrum (DSSS) signal [lo]. Consider first the case of using a parallel correlator that correlates a sequence of DSSS signal samples [d,,) with a reference code (c,) and generates a sequence of correlation values, {U,), at a rate equal to the rate of incoming signal samples, where
is the correlation result obtained at the nth sampling instant. The reference-code length N is normally selected such that it is equal to the length of the spreading sequence multiplied by the number of samples per chip. Before acquisition, the DSSS signal is not code-aligned with the receiver's copy of the reference code sequence. Since the reference-code length is N , we can code-align, or acquire, the incoming DSSS signal at the receiver by computing N , N -1. It is apparent that acquisition of a DSSS signal by using r,, can be achieved in a duration of N consecutive sampling periods while acquisition using a parallel correlator involves a larger data block of 2 N -1 samples.
In the presence of antipodal data modulation, that is, when the symbols are either +1 or -1, successive symbols may or may not have a transition in polarity. When successive data symbols contained in DSSS signal samples dn-(N-l), d,,-(N-2)r -1 . , dn+N-l have the same sign, it is easy to show that computation of U,, u,+~, , u , , +~-~ is equivalent to the computation of r,. Acquisition is declared at the time position having the largest magnitude among rm,,,, m = 0, 1, , N -1. When successive data symbols are opposite in sign, using only the information contained in r, is not sufficient for acquisition unless data transition occurs at the zeroth-lag position, a condition that does not occur frequently. To achieve rapid acquisition, we make use of the information provided by both r, and F, , . In case successive data symbols are opposite in sign, the correlation peak among %. , , , m = 0, 1, , N -1, is located where data transition occurs because of an intentional reversal of sign during correlation of the signal as seen from ( 2 ) . Therefore, a data-modulated DSSS signal can be acquired by locating the time position having the largest magnitude among the elements of r,, and F,,. Note that acquisition can be accomplished when. r,, and F , are available, that is, after N signal samples are obtained. On the other hand, acquisition using a parallel correlator requires a time of 2 N -1 sampling periods.
B. Implementation problems
Direct implementation of an all-lag reference-code correlator is by means of N parallel correlators, where the mth parallel correlator, m = 0, 1, , N -1, correlates a block of data samples given by d, with the sequence taken from the mth row of C or according to whether even-or odd-correlation values are to be generated, and produces a sequence of correlation results {rm,,) or (Tm,,) at a rate of one result per sampling instant. A practical method to implement a parallel correlator is based on the systolic array architecture [l] , [2] . It is apparent that a parallel correlator comprises N multipliers, N -1 adders and N -1 storage elements, so that the degree of implementation complexity is of the order N . Since an all-lag reference-code correlator implemented using the direct approach comprises N parallel correlators, the degree of implementation complexity is of the order N 2 .
The resultant implementation complexity is especially significant when the reference-code length N is large.
Recently, the authors [ 1 11 have derived a recursive form for generating all-lag even-correlation vectors. It has been shown that the resultant correlator can be efficiently realized with a complexity approximately equal to that of a single parallel correlator.
That is, the resultant implementation complexity is of the order N . For reference, we indicate that the correlator requires N multipliers, N + 1 adders, 2 N storage elements and 1 negator (Table 1) . This result enables system designers to utilize all-lag correlation information while keeping the implementation cost low. In this paper, we complement the work of [ 111 and derive the recursive form for an all-lag reference-code correlator that generates odd correlations. Implementation aspects are also discussed.
Recursive all-lag reference-code correlator for generating {F,)
We proceed to derive the recursive formula for 
It follows that the recursive relationship is given by which enables generation of F , , based on F,,-l. Notice that is an inverting end-around rotation of Ffl-l. The initial condition is derived as follows.
Repeated application of (16) for N times followed by an application of (10) and (12) - Fig. 1 shows a recursive all-lag reference-code correlator that generates {F,) and that is constructed according to (16). It is apparent that implementation of this correlator requires a length-N shift register for storing the input signal sequence, an output storage for storing the N correlation results, a negator, N multipliers and N + 1 two-input adders. Values in the shift register and the output storage are reset to zero prior to operation. 
Conclusions
A recursive form for generating all-lag odd-correlation sequences (F,,} has been derived. It has been shown that using this recursive form, all-lag reference-code comlators can be implemented with a complexity approximately the same as that of a conventional parallel correlator. The degree of implementation complexity for the recursive alllag reference-code correlator has therefore been reduced substantially from order N2 to order N . 
